

# Radiation Tests of Highly Scaled, High-Density, Commercial, Nonvolatile NAND Flash Memories— Update 2011

Farokh Irom
Duc N. Nguyen
Jet Propulsion Laboratory
Pasadena, California

Jet Propulsion Laboratory California Institute of Technology Pasadena, California

JPL Publication 11-8 10/11



# Radiation Tests of Highly Scaled, High-Density, Commercial, Nonvolatile NAND Flash Memories— Update 2011

NASA Electronic Parts and Packaging (NEPP) Program Office of Safety and Mission Assurance

Farokh Irom
Duc N. Nguyen
Jet Propulsion Laboratory
Pasadena, California

NASA WBS: 939904.01.11.30 JPL Project Number: 102197 Task Number: 3.36.8

Jet Propulsion Laboratory 4800 Oak Grove Drive Pasadena, CA 91109

http://nepp.nasa.gov

This research was carried out at the Jet Propulsion Laboratory, California Institute of Technology, and was sponsored by the National Aeronautics and Space Administration Electronic Parts and Packaging (NEPP) Program.

Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise, does not constitute or imply its endorsement by the United States Government or the Jet Propulsion Laboratory, California Institute of Technology.

Copyright 2011. California Institute of Technology. Government sponsorship acknowledged.

# **TABLE OF CONTENTS**

1.0	Introduction	1
2.0	Experimental Procedure	2
	2.1 Device Descriptions	
	2.2 Test Facility and Procedure	2
	2.2.1 SEE Measurements	2
	2.2.2 TID Measurements	3
3.0	SEE Test Results	4
	3.1 SEUs	4
	3.1.1 32-Gb SLC	4
	3.1.2 64-Gb MLC	4
	3.2 SEFIs	
	3.2.1 32-Gb SLC	6
	3.2.2 64-Gb MLC	
4.0	TID Test Results	
	4.1 Refresh Mode	
	4.1.1 32-Gb SLC	
	4.1.2 64-Gb MLC	
	4.2 No Refresh Mode	9
	4.2.1 32-Gb SLC	9
	4.2.2 64-Gb MLC	12
5.0	Discussion	14
6.0	Conclusion	16
7.0	References	17

## 1.0 INTRODUCTION

The space radiation environment poses a certain risk to all electronic components on Earth-orbiting and planetary mission spacecraft. In recent years, there has been increased interest in the use of high-density, commercial, nonvolatile flash memories in space because of ever-increasing data volumes and strict power requirements. They are used in a wide variety of spacecraft subsystems. At one end of the spectrum, flash memories are used to store small amounts of mission-critical data such as boot code or configuration files and, at the other end, they are used to construct multi-gigabyte data recorders that record mission science data.

Information on floating gates (FGs) is embedded by the presence or absence of trapped charges on an electrically isolated conductor. Nevertheless, flash memories are susceptible to upset and degradation from radiation, and more information is needed on their radiation response before they can be used extensively in space. Flash memories have been the subject of several ionizing radiation effects studies in recent years, regarding both total ionizing dose (TID) [1-4] and single-event effect (SEE) [4-8] experiments. In both cases, the complex control circuitry has been demonstrated to be the most vulnerable part of commercial devices. However, the degradation of the threshold voltage  $(V_{TH})$  of a single cell in the FG array after exposure to ionizing radiation is a non-negligible issue, as it may lead to the corruption of the stored data. The functionality of flash memories begins to fail as TID accumulates during a space mission. Older generations of flash memories functionally failed during erase/write modes at approximately 10 krad (Si) [1]. In addition, different functional failures have been detected in some commercial devices depending on the mode of operation during radiation exposure, including reduced speed, higher leakage currents, standby power supply currents, variation in timing parameters, and possible loss of device functionality [7–9]. In addition, direct strikes from galactic cosmic rays (GCRs) and protons from a solar flare can upset internal circuitry associated with structures such as the charge pump, state buffers, cache, or internal microcontrollers, as well as FG arrays. These upsets can result in incorrect read/write operation or even cause the device not to function until it is power-cycled, reinitializing all the internal circuitry.

At present, the industry trend is to continue with feature-size scaling. The impact of single-event upset (SEU) on highly scaled memories, because of their shrinking dimensions and increasing densities, has become a significant reliability concern. In advanced flash memories, one would expect the SEU cross section per bit to become smaller with shrinking feature sizes [2]. Furthermore, the SEU cross section for the FG arrays is becoming comparable to, if not larger, than that of the control logic. The SEU cross section can be dominated by either the FG array or the control logic, depending on the particular application [5]. In addition, because of thinner oxide layers, the total dose response is improved, although the tunnel oxides have not been scaled as aggressively as other oxides because of concerns about retention [2]. The last several generations of NAND flash memories have had only 7–10 nm tunnel oxides.

High-density, commercial, nonvolatile flash memories with NAND architecture are now available from several manufacturers. This report examines SEE and TID response in single-level cell (SLC) 32-Gb and multi-level cell (MLC) 64-Gb NAND flash memories manufactured by Micron Technology with feature size of 25 nm.

## 2.0 EXPERIMENTAL PROCEDURE

# 2.1 Device Descriptions

The part number, date code, and processes feature size of the parts studied in this report are summarized in Table 1. In general, a NAND structure consists of 32 cells. SLC NAND stores two binary states (either a binary 1 or a binary 0) in a single cell, whereas MLC NAND can store four states: 00, 01, 10, and 11. To recognize the four states (11, 10, 01, and 00), special circuitry must be added to allow the amount of charge stored in the FG to be controlled within narrow limits during the writing, and also to detect the different amounts of charge during reading. The programming circuits must deliver precise amounts of electrons to the FG, and the sense amps must distinguish between the four small threshold voltage regimes. There is considerably more design margin with the SLC device, which leads to greater radiation robustness, reliability, and endurance compared to the MLC device.

# 2.2 Test Facility and Procedure

# 2.2.1 SEE Measurements

Heavy ion SEU measurements were performed at the cyclotron facility in Jyväskylä, Finland (RADEF). This facility provides a variety of ion beams over a range of energies for testing. Table 2 lists the ion beams used in the measurements at RADEF. Linear energy transfer (LET) and range values are for normal incident ions. Test boards containing the device under test (DUT) were mounted to the facility test frame. Tests were done in air. The beam flux ranged from  $2 \times 10^2$  to  $5 \times 10^5$  ions/cm<sup>2</sup>sec.

The DUTs were etched to remove the plastic packaging and expose them to the ion beam. Removal of the plastic packaging did not affect the DUTs' parameters such as standby current. The SEE data for NAND flash memories at both facilities were taken using a commercial memory tester called the JD Instruments (JDI) tester. The JDI algorithmic test vector (ATV) tester uses both custom application-specific integrated circuit (ASIC) and field-programmable gate array (FPGA) hardware with a built-in graphical interface. The JDI tester is fully capable of performing high-speed testing on memory systems using algorithmically generated test vectors. The maximum operating frequency of the JDI is a 50 MHz cycle time. The operating frequency during the measurements was 17 MHz. The DUT was biased only at 3.6 V (3.3 V nominal power supply, plus 10%) during irradiation. No measurements at 3.3 V or 3.0 V were performed.

All tests were conducted by first loading the DUT with all "0" pattern and then verifying the pattern by reading it back from the device. The complete Read cycle for the Micron Technology 32-Gb SLC devices is around 20 minutes. During irradiation, the DUT was dynamically operated in Read mode. After irradiation and the completion of the final Read cycle that was started during irradiation, the device's power was cycled, the DUT was read again, checked for errors, and logged. This method ensured that the errors were from bit upsets in the FGs. Then the pattern was erased and rewritten to make the device ready for the next run.

**Table 1.** Micron Technology NAND flash memories under study.

Part Number	Density (Gb)	Date Code	Feature Size (nm)
MT29F32G08ABAAA	32 SLC	1106	25
MT29F64G08CBAAA	64 MLC	1116	25

Table 2. Ion beams used in SEE measurements at RADEF.

lon	LET (MeV-cm²/mg)	Range (μm)
15 <b>N</b>	1.8	202
<sup>40</sup> Ar	10.1	118
<sup>56</sup> Fe	18.8	97
82Kr	32.1	94
<sup>131</sup> Xe	60.5	89

# 2.2.2 TID Measurements

Total dose measurements were done using the Jet Propulsion Laboratory (JPL) cobalt-60 (Co-60) facility at a dose rate of 50 rad (Si) per second at room temperature. For all measurements, the DUTs were under static bias (3.6 V) during irradiation but not actively exercised because this corresponds to the actual operating condition during most of an extended space mission while the devices are being exposed to radiation.

The TID data were taken using the JDI tester. All tests were conducted by first loading the DUT with all "0" pattern and then verifying the pattern by reading it back from the device. In all measurements, the standby currents were measured for each dose increment. The study also counted bit errors, which were produced because of the shift in the threshold voltage. TID measurements were performed at room temperature in the following two modes:

- 1. Refresh mode (Erase/Program/Read):
  - a. Erase, write, and read to validate programmed numbers.
  - b. Irradiate DUTs with static bias.
  - c. Read numbers to ensure data retention.
  - d. Repeat steps a to c for each radiation increment.
- 2. No Refresh mode (Read only):
  - a. Erase, write, and read to validate programmed numbers.
  - b. Irradiate DUTs with static bias.
  - c. Read numbers to ensure data retention.
  - d. Repeat steps b to c for each radiation increment.

## 3.0 SEE TEST RESULTS

Two types of radiation-induced events were measured while performing read operations during irradiation: SEU and single-event functional interrupt (SEFI). Three samples were measured.

## **3.1 SEUs**

During SEU measurements, the beam flux was set to approximately  $2 \times 10^2$  to  $5 \times 10^5$  ions/cm<sup>2</sup>-sec and the DUT was irradiated for 5–15 seconds in order to prevent occurrence of SEFIs. The measurements of the three samples showed excellent agreement, indicating that part-to-part variations were not an issue. Therefore, cross sections from three samples of the same device were averaged together in the SEE data reported. Measurements were performed with heavy ions having an LET range of 1.8–60 MeV-cm<sup>2</sup>/mg at normal incidence and horizontal rotation of 60 degrees (horizontal rotation is defined as a rotation of the device about the vertical axis of the device).


## 3.1.1 32-Gb SLC

Figure 1 shows the average SEU cross section for three samples of Micron Technology 32-Gb SLC devices. The saturated FG SEU cross section per bit is on the order of  $1 \times 10^{-10}$  cm<sup>2</sup>/bit. The error bars are smaller than the size of the plotting symbols. Only data measured at normal incidence are shown in Figure 1. Additional data at horizontal rotation of 60 degrees previously discussed were obtained but not included in Figure 1. These data suggest that SEU susceptibility of the FGs follows the cosine law, but there is some uncertainty because an angular measurement was done for only one ion species (Ar). For comparison purposes, Figure 1 also shows the FG SEU cross section for Micron Technology 8-Gb SLC devices. This comparison does not support scaling of cross section in the region of 51–25 nm.


## 3.1.2 64-Gb MLC

Figure 2 shows the average FG SEU cross section for three samples of Micron Technology 64-Gb MLC NAND flash memory. The saturated FG SEU cross section per bit is on the order of  $3\times10^{-10}$  cm<sup>2</sup>/bit. The error bars are smaller than the size of the plotting symbols. For comparison purposes, Figure 2 also shows the FG SEU cross section for Micron Technology 32-Gb MLC devices. This comparison does not support scaling of cross section in the region of 32–25 nm.


As was mentioned in Section 2, there is considerably more design margin with SLC, which leads to greater radiation robustness, reliability, and endurance compared to MLC. The differences between SEU susceptibility between SLC and MLC devices are clearly noticeable by comparison of data presented in Figure 3. The SLC 32-Gb is less susceptible than is the MLC 32-Gb part.



**Figure 1.** FG SEU cross section for Micron Technology 32-Gb SLC NAND flash memory. Measurements were performed at RADEF. FG SEU cross section for Micron Technology 8-Gb SLC is shown for comparison. The error bars are smaller than the size of the plotting symbols.



**Figure 2.** FG SEU cross sections for Micron Technology 64-Gb MLC NAND flash memory. Measurements were performed at RADEF. FG SEU cross section for Micron Technology 32-Gb MLC is shown for comparison. The error bars are smaller than the size of the plotting symbols.




**Figure 3**. Comparison of FG SEU cross sections for Micron Technology 32-Gb SLC and MLC NAND flash memories. The error bars are smaller than the size of the plotting symbols.

# 3.2 SEFIs

# 3.2.1 32-Gb SLC

During SEFI measurements, the beam flux was set to approximately  $5\times10^3$  ions/cm² per second and the DUT was irradiated until occurrence of SEFI. After occurrence of SEFI, irradiation was stopped. For each sample, three SEFIs were collected. Figure 4 shows the SEFI cross section for the Micron Technology 32-Gb SLC flash memory. The error bars are approximately 2 sigma (95%) and result from Poisson statistics. SEFIs were observed at a LET of 10.1 MeV-cm²/mg, but no SEFIs were observed at a LET of 1.8 MeV-cm²/mg. The SEFI LET threshold is between 1.8 and 10.1 MeV-cm²/mg.




**Figure 4.** SEFI cross section for Micron Technology 32-Gb SLC NAND flash memory. Measurements were performed at RADEF.

# 3.2.2 64-Gb MLC

Figure 5 shows the SEFI cross section for the Micron Technology 64-Gb MLC flash memory. The error bars are approximately 2 sigma (95%) and result from Poisson statistics. The same SEFIs, as those seen with the 32-Gb SLC parts, were observed at a LET of 10.1 MeV-cm<sup>2</sup>/mg, but no SEFIs were observed at a LET of 1.8 MeV-cm<sup>2</sup>/mg. The SEFI LET threshold is between 1.8 and 10.1 MeV-cm<sup>2</sup>/mg.

Figure 6 compares the SEFI cross sections for the Micron Technology 32-Gb SLC and MLC NAND flash memories. Similar to FG SEU results, the SLC parts are less sensitive to SEFIs compared to MLC parts.

The analysis of SEFIs was complicated because the signature, recovery mechanism, and consequence to the device operation varied greatly, depending on exactly how the device functionality was altered. Typical SEFI events resulted in a large number of errors while trying to read the device. Some events will self-recover once the device is re-read. Other SEFIs require a power cycle and the part to be re-initialized to return to normal operations.



**Figure 5.** SEFI cross section for Micron Technology 64-Gb MLC NAND flash memory. Measurements were performed at RADEF.




Figure 6. Comparison of SEFI cross sections for Micron Technology 32-Gb SLC and 64-Gb MLC NAND flash memories.

## 4.0 TID TEST RESULTS

TID measurements were performed in Refresh and No Refresh mode. Three samples were measured. Parts were biased at 3.6 V and irradiated with a rate of 50 rad per second using JPL's Co-60 source.

## 4.1 Refresh Mode

# 4.1.1 32-Gb SLC

In Refresh mode, two Micron Technology 32-Gb SLC parts were irradiated at 5, 15, 35, 40, and 50 krad (Si). One sample failed post 40 (Si) krad erase; the other sample failed erase function post 50 krad (Si). Figure 7 displays the average standby current for Micron Technology 32-Gb SLC parts.

# 4.1.2 64-Gb MLC

Two samples of the Micron Technology 64-Gb MLC were irradiated up to 20 krad (Si) in Refresh mode. Figure 8 displays the percentage of erroneous bits versus dose for two samples of Micron Technology MLC 64-Gb parts in Refresh mode. Figure 9 shows the average standby current for the average of two samples of Micron Technology MLC 64-Gb parts in Refresh mode.




Figure 7. Standby current results versus dose for Micron Technology 32-Gb SLC NAND flash memory in Refresh mode.




Figure 8. Percentage of bit errors versus dose for Micron Technology 64-Gb MLC NAND flash memories in Refresh mode.




Figure 9. Standby current results versus dose for Micron Technology 64-Gb MLC NAND flash memory in Refresh mode.

# 4.2 No Refresh Mode

# 4.2.1 32-Gb SLC

In No Refresh mode, the DUTs were subjected only to Read mode after irradiation. Three samples of the Micron Technology 32-Gb SLC were irradiated up to 75 krad (Si). Samples failed at 55, 75, and 70 krad. Table 3 summarizes the bit error TID results for the three samples. Figure 10 displays the percentage erroneous bits versus dose for the three samples.

**Table 3.** Summary of bit–error TID results for Micron Technology 32-Gb SLC NAND flash memory in No Refresh mode showing separate samples.

macriment, militaria com ma an arra ma grapa atta campioni				
TID (Krad)	Errors (Sample #1)	Errors (Sample #2)	Errors (Sample #3)	
0	0	0	0	
5	6	34	23	
15	20	103	84	
25	151	289	296	
50	171,774	6,379	905	
55	Failed at 55 krad (Si)	4,533	7,987	
60	-	3,940	79,994	
65	-	2,813	465,817	
70	_	26	Failed at 70 krad (Si)	
75	-	Failed at 75 krad (Si)	-	

Figure 10 shows the rapid buildup of bit errors up to approximately 50–65 krad (Si) for the 32-Gb DUTs that had been programmed to all "0" prior to irradiation. Two samples failed post irradiation erase function at 55 and 70 krad (Si). One sample was functional up to 75 krad (Si). For this sample, at approximately 50 krad (Si), a large number of the FGs are read as "1". The remaining cells initially programmed to "0" are partially discharged but still read as "0". After approximately 50 krad (Si), the erased cells gradually change to "0" and error percentage reduces. This effect can be attributed to a reduction in the voltage from the charge pump during read operation because of TID damage [10]. In the NAND architecture, a FG cell is read by applying 0 V to its gate and biasing all the other cells that belong to the same series of 32 FGs to a voltage high enough to guarantee that both erased and programmed cells are turned on. This voltage is generated by a charge pump circuit during read operation. If the voltage provided by this element is lower than the design limit, some of the cells in the string will be read as programmed ("0"), regardless of their actual status. This is the likely cause of the drop in apparent number of errors around 50 krad (Si) in Figure 10. Similar behavior has been reported in the x-ray TID measurements of STMicro 1-Gb SLC NAND flash memory [10] and Co-60 TID measurements of Micron Technology 32-Gb MLC NAND flash memory [9].

The standby current measurements for 32-Gb SLC samples used in No Refresh mode measurements are summarized in Table 4, and the standby current versus the dose for No Refresh mode is shown in Figure 11.




Figure 10. Percentage of bit errors versus dose for Micron Technology 32-Gb SLC NAND flash memories in No Refresh mode.

Table 4. Summary of standby current versus dose for Micron Technology 32-Gb SLC NAND flash memory in No Refresh mode.

TID (Krad)	Standby Current (µA) (Sample #1)	Standby Current (µA) (Sample #2)	Standby Current (µA) (Sample #3)
0	5.69	5.26	5.47
5	5.83	5.41	5.24
15	6.08	5.76	5.59
25	7.02	6.35	6.11
50	21.41	22.33	6.88
55	_	29.74	8.07
60	_	39.03	10.07
65	_	52.02	13.16
70	_	66.66	17.80
75	_	_	_





Figure 11. Standby current results versus dose for Micron Technology 32-Gb SLC NAND flash memory in No Refresh mode.



**Figure 12.** Results of annealing measurements of the Micron Technology 32-Gb SLC flash memory. Data are normalized to number of error bits at 45 krad at the start of annealing measurements.

Annealing measurements on the Micron Technology 32-Gb SLC parts were performed at room temperature. Annealing begun after 45 krads level and continued for 155 hours while the DUT was biased at 3.6 V. Figure 12 displays bit error measurements versus time for the Micron Technology 32-Gb SLC NAND flash memory. The figure shows the FG percentage error rates normalized to the number of errors at 45 krads level at the beginning of annealing measurements. The results are rather surprising. Contrary to the previous published annealing measurements [11], these results show a slow annealing.

# 4.2.2 64-Gb MLC

For the 64-Gb MLC parts, the TID measurements were performed on three samples up to 50 krad in No Refresh mode with an irradiation rate of 50 rad per seconds. Table 5 summarizes the bit—error TID results for three samples of the Micron Technology 64-Gb MLC parts. Figure 13 displays the percentage erroneous bits versus dose for the three samples. There is an excellent agreement between the three samples.

Table 6 summarizes the standby current measurements for 64-Gb MLC samples used in No Refresh mode. Figure 14 displays the standby current versus the dose for No Refresh modes. There is excellent agreement between three samples.

**Table 5.** Summary of bit—error TID results for Micron Technology 64-Gb MLC NAND flash memory in No Refresh mode showing separate samples.

TID (Krad)	Errors (Sample #1)	Errors (Sample #2)	Errors (Sample #3)
0	0	0	0
5	3,220,222	1,908,402	5,971,891
15	2,591,367,027	1,900,091,077	2,477,828,990
25	6,155,474,245	8,086,873,453	10,310,452,117
50	53,841,999,974	54,326,351,685	48,369,368,017




Figure 13. Percentage of bit errors versus dose for Micron Technology 64-Gb MLC NAND flash memories in No Refresh mode.

**Table 6.** Summary of standby current versus dose for Micron Technology 64-Gb MLC NAND flash memory in No Refresh mode.

TID (Krad)	Standby Current (µA) (Sample #1)	Standby Current (µA) (Sample #2)	Standby Current (µA) (Sample #3)
0	6.14	6.08	5.96
5	6.67	6.53	6.81
15	8.81	8.25	8.07
25	13.62	12.57	11.98
50	106.90	97.94	91.03





Figure 14. Standby current versus dose for Micron Technology 64-Gb MLC NAND flash memories in No Refresh mode.



**Figure 15.** Results of annealing measurements of the Micron Technology 64-Gb MLC flash memory. Data are normalized to number of error bits at 50 krad at the start of annealing measurements.

Annealing measurements on the Micron Technology 64-Gb MLC parts were performed at room temperature. Annealing begun after 50 krads level and continued for 100 hours while the DUT was biased. Figure 15 shows the percentage error bit rates normalized to the number of errors at 50 krads level at the beginning of annealing measurements for two samples.

## 5.0 DISCUSSION

Interpretation of radiation tests in the new generation of flash memories is difficult because of the very involved architecture and internal circuitry. In new advanced flash memory technology, the cells are n-channel transistors, with an additional FG that can store electrons. For SLC parts, a "0" or "1" is determined by the threshold voltage (V<sub>TH</sub>) of the cell. The threshold voltage can be manipulated by the amount of charge put on the floating gate of the flash cell. Placing charge on the floating gate will increase the threshold voltage of the cell. When the threshold voltage is high enough to pass a designed value, the cell will be read as programmed. No charge, or threshold voltage less than the designed value, will cause the cell to be sensed as erased. The actual value of the designed voltage is confidential and depends on the selected technology and manufacturer. The MLC flash works the same way as SLC flash, except there are three designed values. The threshold voltage is used to manipulate the state of the flash. Once again, the amount of charge on the floating gate is what determines the threshold voltage.

Co-60 and x-ray irradiation of flash memories leads to charge injection into FG, charge trapping in the oxides, and charge loss from the programmed FGs. The charge trapping component is typically small, because of the thin oxide thickness of the highly scaled FGs. The neutralization of trapped charges may arise due to annealing effects after exposure to Co-60 and x-ray irradiation. As discussed in [12–13], there are two main mechanisms causing charge loss from programmed FGs. The first one is the charge generation/recombination in the oxides surrounding the FGs. The second contributor is the emission of electrons stored in the FGs, after having gained energy from impinging radiation. The photoemission of electrons from the programmed FGs strongly contributes to charge loss at high doses. It has been discussed in [12] that the devices with smaller feature sizes experience a smaller photoemission current during irradiation. Because of this, advanced devices with smaller feature size are less sensitive to TID effects than the older generation of flash memories with larger feature size.

In the heavy ion tests, all the single bit errors in the floating gates are zero-to-one errors. Upset in flash memories also occurred in the microcontroller, buffer, and register regions, causing complex errors at the block level as well as address errors [1, 4–7]. When a single high energy ion strikes a FG, it will leave a highly dense track of electrons and holes around it. Therefore, carriers are denser and recombination is more efficient with high LET ions. In other words, the mechanisms of charge trapping in the oxide and charge loss from the programmed FGs are different from the above described for Co-60 and x-ray irradiation. A considerable amount of work has been carried out to investigate the response of FG memory cells to heavy ion irradiation [1-7, 9, 14-16], but still many issues exist in understanding the mechanism of the discharge loss from FGs and the transient phenomena that happens immediately after a heavy ion hit. In [17], the transient conductive path model has been presented to explain charge loss from FG memory cells. This model is based on the assumption that a conductive transient leakage path is created that connects the FG to the substrate needed for electrons to escape the tunnel oxide. In this model, the conductive path is active before charge recombination occurs, which is responsible for linear dependence of charge loss with LET. More recently, [18] proposed a transient carrier flux model to explain the charge loss due to heavy ions in FG memory cells. In contrast to the transient conductive path model, this model assumes that an imbalance between the carriers tunneling into and out of the FGs from the high-energy tail of the generated carriers can be the dominate mechanism of charge loss from FGs. Both models have some success in explaining the experimental data [17–18].

Because of the scaling and reduced feature sizes, the advanced high-density memories have smaller area capacitors and hence lower critical charges. The critical charge is device-dependent and can vary from 0.005 to about 2.5 pC. In general, for unhardened devices, the critical charge decreases with reduced feature sizes and it follows the  $l^2$  scaling rule [19]. Considerable work has been done showing that the critical charge for scaled devices is expected to be lower for more advanced devices [20]. This often leads to the conclusion that SEU will be far more severe for highly scaled devices. However, this has not been observed for high-performance devices such as memory devices [21]. Other factors such as decrease in charge collection depth as well as by device architecture cause less charge to be collected as devices are scaled to smaller feature size. In the case of commercial processes, the threshold LET has changed very

little with scaling. However, the per-bit saturation cross section has steadily decreased with smaller feature size [22].

Similar conclusions have been reported in [23] for scaling effects on SRAMS. The article concluded that error rates would not increase much with scaling. Although the critical charge decreases with scaling, in [23], it is pointed out that the charge has to be deposited in a sensitive volume that has also gotten smaller. To the first order, these effects approximately offset each other, which means that approximately the same LET is required for an upset, even though the charge is less. In turn, this means the error rate will vary only slightly.

Results presented in this report indicate no noticeable changes in SEU cross sections for the Micron Technology NAND flash memories in the range of 32–25 nm feature size.

The 32-GB SLC parts were irradiated up to 85 krad (Si), and the charge pump was still functional at high dose levels. This is an improvement compared to the older generation of flash memories in which the charge pump failed at about 10 krad (Si).

# 6.0 CONCLUSION

This study tested the advanced, commercial, high-density 32-Gb SLC and 64-Gb MLC NAND flash memories from Micron Technology. Both parts are built on a 25 nm process.

Heavy ion measurements were performed with LET range of 1.8–60 MeV-cm²/mg on the 32-Gb SLC and 64-MLC NAND flash memories with normal incident as well as horizontal rotations of 60 degrees. The measurements at angles indicate that device susceptibility follows the cosine law, but there is some uncertainty because a complete set of angle tests was done with only one ion species. TID response of these flash memories from Micron Technology were also tested. These parts were irradiated up to 85 krad (Si). The charge pump was still functional at high dose levels—an improvement compared to the older generation of flash memories in which the charge pump failed at about 10 krad (Si).

# 7.0 REFERENCES

- [1] D. N. Nguyen, S. M. Guertin, G. M. Swift, and A. H. Johnston, "Radiation effects on advanced flash memories," *IEEE Trans. Nucl. Sci.*, vol. 46, no. 6, pp. 1744–1750, Dec. 1999.
- [2] T. R. Oldham et al., "SEE and TID characterization of an advanced commercial 2 Gbit NAND flash nonvolatile memory," *IEEE Trans. Nucl. Sci.*, vol. 53, no. 6, pp. 3217–3222, Dec. 2006.
- [3] H. Schmidt, D. Walter, F. Gliem, B. Nickson, R. Harboe Sørensen, and A. Virtanen, "TID and SEE tests of an advanced 8 Gbit NAND-flash memory," IEEE Radiation Effects Data Workshop, pp. 38–41, 2008.
- [4] F. Irom, D. N. Nguyen, R. Harboe-Sørensen, and A. Virtanen, "Evaluation of Mechanisms in TID Degradation and SEE Susceptibility of Single- and Multi-Level High Density NAND Flash Memories," accepted for publication in *IEEE Trans. Nucl. Sci*, October 2011 issue.
- [5] G. Cellere, A. Paccagnella, A. Visconti, M. Bonanomi, R. Harboe Sørensen, and A. Virtanen, "Angular dependence of heavy ion effects in floating gate memory arrays," *IEEE Trans. on Nucl. Sci.* 54 (6), pp. 2371–2378, Dec. 2007.
- [6] M. Bagatin, S. Gerardin, G. Cellere, A. Paccagnella, A. Visconti, S. Beltrami, R. Harboe Sørensen, and A. Virtanen, "Key contributions to the cross section of NAND flash memories irradiated with heavy ions," *IEEE Trans. Nucl. Sci.*, vol. 55, no. 6, pp. 3302–3308, Dec. 2008.
- [7] F. Irom and D. N. Nguyen, "Single event effect characterization of high density commercial NAND and NOR nonvolatile flash memories," *IEEE Trans. Nucl. Sci.*, vol. 54, no. 6, pp. 2547–2553, Dec. 2007.
- [8] R. Koga et al., "SEE sensitivities of selected advanced flash and first-in-first-out memories," IEEE Radiation Effects Data Workshop, pp. 47–52, 2004.
- [9] F. Irom, D. N. Nguyen, G. Cellere, M. Bagatin, S. Gerardin, and A. Paccagnella, "Catastrophic Failure in Highly Scaled Commercial," *IEEE Trans. Nucl. Sci.*, vol. 57, no. 1, pp. 266–271, Feb. 2010.
- [10] M. Bagatin, G. Cellere. S. Gerardin, A. Paccagnella, A. Visconti, S. Beltrami, "TID Sensitivity of NAND Flash Memory Building Blocks," *IEEE Trans. Nucl. Sci.*, vol. 56, no. 4, pp. 1909–1913, Aug. 2009.
- [11] S. Gerardin, and A. Paccagnella, "Present and future non-volatile memories for space," *IEEE Trans. Nucl. Sci.*, vol. 57, pp. 3016–3039, Dec. 2010.
- [12] G. Cellere, A. Paccagnella, A. Visconti, M. Bonanomi, Paolo Caprara, and S. Lora," A model for TID effects on floating gate memory cells," *IEEE Trans. Nucl. Sci.*, vol. 51, no. 6, pp. 3753–3758, Dec. 2004.
- [13] E. S. Snyder, P. J. McWhirter, T. A. Dellin, and J. D. Sweetman, "Radiation response of floating gate EEPROM memory cells," *IEEE Trans. Nucl. Sci.*, vol. 36, no. 6, pp. 2131–2139, Dec. 1989.
- [14] G. Cellere, A. Paccagnella, A. Visconti, M. Bonanomi, S. Beltrami, R. Harboe-Soernsen, and A. Virtanen, "Effect of Ion Energy on Charge Loss From Floating Gate Memories," *IEEE Trans. Nucl. Sci.*, vol. 55, no. 4, pp. 2042–2047, Aug. 2008.
- [15] G. Cellere, A. Paccagnella, L. Larcher, A. Cimenton, J. Wyss, A. Candelori, and A. Modelli, "Anomalous charge loss from floating-gate memory cells due to heavy ion irradiation," *IEEE Trans. Nucl. Sci.*, vol. 49, no. 6, pp. 3051–3058, Dec. 2002.
- [16] S. Gerardin, M. Bagatin, A. Paccagnella, G. Cellere, A. Visconti, M. Bonanomi, A. Hjalmarsson, and A. V. Prokofiev, "Heavy-ion induced threshold voltage tails in floating gate arrays," *IEEE Trans. Nucl. Sci.*, vol. 47, no. 6, pp. 3199–3205, Dec. 2010.
- [17] G. Cellere, A. Paccagnella, A. Visconti, M. Bonanomi, and A. Candelori," Transient conductive path induced by a single Ion in 10 nm SiO<sub>2</sub> Layers," *IEEE Trans. Nucl. Sci.*, vol. 51, no. 6, pp. 3304–3311, Dec. 2004.
- [18] N. Z. Butt and M. Alam, "Modeling single event upsets in floating gate memory cells," *IEEE Int. Reliability Physics Symp.*, 2008, pp. 547–555.
- [19] El L. Peterson and P.W. Marshall, "Single event phenomenon in the space and SDI arenas," Naval Research Lab. (NRL) Tech presentation.
- [20] E. L. Peterson et al., "Calculations of Cosmic-Ray Induced Upset and Scaling in VLSI Devices," *IEEE Trans. Nucl. Sci.*, vol. 29, no. 6, p. 2055, 1982.
- [21] A. H. Johnston, "Radiation Effects on Advanced Microelectronics Technologies," *IEEE Trans. Nucl. Sci.*, vol. 45, no. 3, p. 1339, Dec. 1998.
- [22] F. Irom, F. Farmanesh, and K. Kouba, "Single-event upset and scaling trends in new generation of the commercial SOI PowerPC Microprocessors," *IEEE Trans. Nucl. Sci.*, vol. 53, no. 6, pp. 3563–3568, Dec. 2006.
- [23] J. C. Pickel and J. T. Blandford Jr., "Cosmic ray induced errors in MOS memory cells," *IEEE Trans. Nucl. Sci.*, vol. 29, no. 6, p. 2049, 1982.